Parcourir les catégories
Explorer
Fiverr Pro
Français
$
USD
Anoopraj V
@anoopraj_verma
Vivado FPGA Design RTL Coding Debugging
Inde
Anglais
À propos de moi
Hey! I’m an RTL Design Engineer with 2+ years of experience in Verilog, SystemVerilog, SVA, and FPGA development using Vivado.
I specialize in writing clean, optimized RTL and SystemVerilog Assertions (SVA) for bug-free, verifiable designs. Whether it’s building a module from scratch or debugging timing issues with ILA/VIO, I’ve got you covered.
🔧 Services:
RTL design & verification
SVA-based assertion writing
Vivado synthesis, implementation & debugging
Testbench creation
I deliver fast, detailed, and well-documented work that fits your exact needs.
Compétences
Anoopraj V
hors ligne •
Temps de réponse moyen de 1 heure
Voir mes services
Systèmes intégrés & IoT
I will fix, debug, or write verilog and systemverilog code
Systèmes intégrés & IoT
I will do rtl verification, uvm testbench , functional coverage for asic and fpga
