a
avanthikarajend

Avanthika

@avanthikarajend

I will write professional Verilog and VHDL code for your FPGA projects

Inde
Anglais, Tamoul
Certaines informations sont présentées en anglais.
À propos de moi
Welcome! I specialize in digital logic design using Verilog, VHDL, and SystemVerilog. I transform circuit requirements, block diagrams, and specs into clean, synthesisable RTL code optimized for FPGAs and ASICs. What I offer: - Verilog/VHDL RTL design - Finite State Machines (FSM) - Testbenches & verification - Tool support (Vivado, Quartus, EDA Playground) Every delivery includes fully structured code, inline comments, and documentation. Let's bring your hardware designs to life—send your project specs to get started today!... Plus d’infos

Compétences

a
avanthikarajend
Avanthika
hors ligne • 
Temps de réponse moyen de 1 heure

Voir mes services

Systèmes intégrés & IoT
I will write professional verilog and vhdl code for your fpga projects
Illustrations
I will draw a custom handmade portrait sketch from your photo

Portfolio

Expérience professionnelle

Self_Employed

Freelance FPGA / RTL Design Engineer

Self Employed • Indépendant

Jun 2024 - Jan 20257 mos

- Developed and delivered synthesisable RTL code in Verilog and VHDL based on client specifications. - Designed custom combinational logic circuits, multi-bit adders, multiplexers, and decoders. - Constructed robust Finite State Machines (FSM) for sequential control logic and sequence detection. - Wrote functional testbenches to verify digital designs and analyze simulation waveforms. - Utilized industry toolchains including Xilinx Vivado, Intel Quartus Prime, and ModelSim for verification. - Provided clean, well-commented hardware code along with comprehensive design documentation.