f
faisal_9151

Faisal

@faisal_9151

No compromise on Quality

Pakistan
Anglais
Certaines informations sont présentées en anglais.
À propos de moi
Digital Design Engineer with 2+ years of experience in Digital System Design and Computer Architecture in the semiconductor industry. Skilled in SystemVerilog RTL design, verification test planning and RTL debugging. Experienced in developing testbenches and working with UART and AMBA AXI protocols. Hands-on experience in designing and verifying single-cycle and pipelined processors, including 16-bit and 32-bit RISC processors using Vivado. Skills: SystemVerilog, Verilog, Python, C, Bash, Makefile.... Plus d’infos

Compétences

f
faisal_9151
Faisal
hors ligne • 

Voir mes services

Systèmes intégrés & IoT
I will design, debug, and optimize riscv digital systems using systemverilog and c
CV
I will optimize, rewrite and revamp your linkedin profile professionally