Certaines informations sont présentées en anglais.
À propos de moi
I have a professional experience of more than 6 years in digital logic design and verification as well as creating infrastructure for these. I have strong expertise in C, Verilog, SystemVerilog, UVM and Python languages and have done a lot of projects professionally.... Plus d’infos