p
pmaddhyeshia

Preeti

@pmaddhyeshia

VLSI Engineer, Verilog, SV, UVM

Inde
Anglais, Hindi
Certaines informations sont présentées en anglais.
À propos de moi
I am a VLSI engineer with MTech in VLSI Design and CDAC certification. I have hands-on experience in Verilog, SystemVerilog, and basic verification. I help students and professionals with: VLSI assignments and projects Verilog/SystemVerilog coding Testbench development UVM basics and debugging Simulation and error fixing I focus on delivering accurate and high-quality work within deadlines. Feel free to contact me before placing an order.... Plus d’infos

Compétences

p
pmaddhyeshia
Preeti
hors ligne • 
Temps de réponse moyen de 1 heure

Voir mes services

Systèmes intégrés & IoT
I will in verilog, digital design, system verilog and uvm tasks
De10 $US / projetPlus de détails

Expérience professionnelle

Verification Engineer

Alpha - Numero a Quest Global

Nov 2024 - Apr 2025 • 5 mos

I worked as a Trainee Verification Engineer where I gained hands-on experience in Verilog and SystemVerilog. I have successfully worked on design and verification of: RAM (Random Access Memory) Synchronous FIFO My work included writing RTL code, developing basic testbenches, performing simulations, and debugging design issues. I also gained understanding of functional verification concepts and waveform analysis. I am confident in handling VLSI design and verification tasks with accuracy. I have successfully completed design and verification projects including RAM and Synchronous FIFO using Verilog/SystemVerilog. These projects helped me build strong skills in RTL design, debugging, and simulation. I have also completed MTech in VLSI Design and CDAC certification, strengthening my technical foundation.