s
sanjaypuli587

Sanjay P

@sanjaypuli587

FPGA Verilog AXI Stream RTL Design Engineer

Inde
Anglais, Telugu, Hindi
Certaines informations sont présentées en anglais.
À propos de moi
I am an FPGA and RTL Design Engineer with hands-on experience in Verilog and AXI Stream based designs. I have worked on packet processing, FIFO design, and debugging complex RTL issues. I focus on writing clean, efficient, and reliable hardware code. I can help with: Verilog / RTL design AXI Stream interfaces FIFO implementation Debugging and fixing design issues I ensure quick response and quality delivery.... Plus d’infos

Compétences

s
sanjaypuli587
Sanjay P
hors ligne • 

Voir mes services

Programmation et Tech
I will debug and design verilog fpga rtl axi stream fifo modules
De5 $US / projetPlus de détails

Expérience professionnelle

Maven

Hardware engineer

Maven • Temps plein

Jun 2023 - Present • 2 yrs 11 mos

I am an FPGA and RTL Design Engineer with hands-on experience in Verilog and AXI Stream based designs. I have worked on FIFO design, packet processing, and debugging complex RTL issues. I can help with Verilog coding, AXI interfaces, and fixing design bugs. I am new to Fiverr but committed to delivering high-quality and reliable work.