Certaines informations sont présentées en anglais.
À propos de moi
Senior Physical Design Engineer with 3+ years in VLSI/ASIC design flows. I specialize in floorplanning, placement & routing, timing closure, and EDA automation using Cadence Innovus and Synopsys ICC2.
I combine deep hardware expertise with Python/TCL scripting and machine learning to deliver automation tools that save design teams significant hours. I also write clear, professional technical documentation for ASIC and FPGA projects.
Available for short, focused side projects — fast turnaround guaranteed.
... Plus d’infos
s
ChipCraftPro
hors ligne •
Voir mes services
Fiches de lecture
I will write tcl python eda automation scripts for cadence and synopsys